Senior DDR PHY Design Engineer
Santa Clara Valley (Cupertino),California,United States
+ 5+ years of DDR PHY Design experience on high performance, low power SOC designs
+ Deep knowledge of industry standards and practices in PHY Design, including RTL writing, verification tools of RTL
+ Experience in developing and implementing DDR PHY
+ Deep Understanding of all aspects of PHY construction, Integration and Physical Design Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able to work with design team for timing fixes
+ Proven knowledge of circuit design, transistor operation is a plus
+ Power user of industry standard RTL Design & Synthesis tools
+ Deep Understanding of scripting languages such as Perl/Tcl
+ Proven knowledge of Extraction and STA methodology and tools
+ Deep understanding of Design methodology to debug issues at PHY level
As a DDR PHY Design engineer you will be involved with all phases of PHY design of high performance DDR interface from architecture, RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Participate in the architecture of next generation DDR PHY. Design DDR PHY from architecture to micro-architecture. RTL implementation of the micro-architecture. Participate in clearly defining specification, testing and verification of the DDR PHY design. Work closely with CAD, PD teams to implement RTL design into GDS. Run various design verification flow at PHY level and provide guidelines to other designers. Participate in establishing CAD and design methodologies for correct by construction designs. Assist in flow development for PHY integration.
**Education & Experience**
Bachelors or Masters degree in a technical discipline
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant at https://www.eeoc.gov/sites/default/files/migrated_files/employers/eeoc_self_print_poster.pdf (Opens in a new window) at https://www.eeoc.gov/sites/default/files/migrated_files/employers/eeoc_self_print_poster.pdf .
Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. at https://www.dol.gov/ofccp/PayTransparencyNondiscrimination.html Learn more at https://www.dol.gov/ofccp/PayTransparencyNondiscrimination.html (Opens in a new window) at https://www.dol.gov/ofccp/PayTransparencyNondiscrimination.html .
Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youâ€™re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf guidelines at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf (opens in a new window) at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf applicable in your area.
Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program at https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf (Opens in a new window) at https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf .
Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy at https://www.apple.com/jobs/us/accommodation_drugfree.html Learn more at https://www.apple.com/jobs/us/accommodation_drugfree.html (Opens in a new window) at https://www.apple.com/jobs/us/accommodation_drugfree.html .