SoC Physical Design Engineer, Electrical Analysis
Santa Clara Valley (Cupertino),California,United States
+ You will have a background in electrical and computer engineering with experience and ability to understand design and architecture of high performance, low power designs, and digital circuits.
+ You have strong knowledge of analysis flows and methodology and have worked with all aspects of ASIC physical design including floorplanning, clock and power distribution.
+ You're familiar with package modeling techniques for chip level power analysis.
+ You bring the scripting skills needed to debug flow related issues and make enhancements as appropriate.
+ You have good working knowledge of industry standard tools used for analysis such as Apache Redhawk, Voltagestorm, ETS, PT-SI, etc. In-depth knowledge in one or more of these tools will be advantageous.
+ Past experience of signoff on successful chip tapeouts will help you succeed in our team.
+ Your circuit design background and hspice experience a plus.
As a member of our physical design team, you will be performing various electrical analyses at the chip level, including but not limited to, Static/Dynamic IR, EM, Noise and Signal EM. You will work multi-functionally with the CAD/technology teams for flow bring up and validation. You will also collaborate with the implementation team during the entire chip design cycle to drive signoff closure for tapeout. You'll manage schedules and support multi-functional engineering effort.
**Education & Experience**
BSEE/MSEE is required
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant at https://www.eeoc.gov/sites/default/files/migrated_files/employers/eeoc_self_print_poster.pdf (Opens in a new window) at https://www.eeoc.gov/sites/default/files/migrated_files/employers/eeoc_self_print_poster.pdf .
Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. at https://www.dol.gov/ofccp/PayTransparencyNondiscrimination.html Learn more at https://www.dol.gov/ofccp/PayTransparencyNondiscrimination.html (Opens in a new window) at https://www.dol.gov/ofccp/PayTransparencyNondiscrimination.html .
Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youâ€™re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf guidelines at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf (opens in a new window) at https://sfgov.org/olse/sites/default/files/Document/FCO%20Poster%20Set%20All%20Languages%2010%2001%2018.pdf applicable in your area.
Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program at https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf (Opens in a new window) at https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf .
Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy at https://www.apple.com/jobs/us/accommodation_drugfree.html Learn more at https://www.apple.com/jobs/us/accommodation_drugfree.html (Opens in a new window) at https://www.apple.com/jobs/us/accommodation_drugfree.html .